
VERILOG_SOURCES += ddr2.v
TOPLEVEL=ddr2
MODULE=ddr2ModelTester

EXTRA_ARGS += -g2012 -D den1024Mb -D sg25 -D x16

include ../../common/Makefile.sim
